The Effect and Technique of System Coherence in ARM Multicore Technology

John Goodacre Senior Program Manager ARM Processor Division

Cambridge, UK

THE ARCHITECTURE FOR THE DIGITAL WORLD®

ARM

CortexTM-A9 Microarchitecture (single core variant)



Cortex-A9 MPCore™ Processor Structure

•	•	•		•
FPU/NEON PTM	FPU/NEON PTM	FPU/NEON	PTM I/F	NEON PTM
Cortex-A9 CPU	Cortex-A9 CPU	Cortex-A9 CF	vU Co	rtex-A9 CPU
nstruction Data Cache Cache	Instruction Data Cache Cache	Instruction Da Cache Ca	ata Instru che Cac	ction Data the Cache
Generalized	Snoop Control Unit (SCU)		Accelerator	
Interrupt Control and Distribution	Cache-2-Cache Transfers	Snoop Filtering	Timers	Coherence Port
Primary AMBA	3 Advance Interfac	ed Bus ce Unit	Optional with Addres	2 nd I/F ss Filtering
				•
	L2 Cache Cont	roller (PL310))	

- Tightly coupled multiple core configuration enables range of AMP and SMP configurations, configurable at boot time
- Modified MESI coherency protocol for cache-tocache transfers and direct data intervention
- Accelerator coherence port (ACP) enables acceleration engines and peripherals to share multicore optimized coherency design
- Event bus across cores for fine grained communication within coherency domain

THE ARCHITECTURE FOR THE DIGITAL WORLD®

Addressing system performance

- System performance is not only defined by the processor
 - Speed/width and latency of DRAM and processor system interface
 - Connectivity and efficiency interacting with system components
 - Offchip Bridged components



Traditional Accelerator SoC Integration



- CPU flushes data from cache to make visible to accelerator.
- (2) Writes to mailbox to indicate availability of data
- ③ Interrupt serviced by accelerator
- 4 Read data from memory
- (5) Writes result back to memory
- 6 Notifies availability of result data
- (7) CPU services interrupt
- (8) Reads accelerator result data
- Analysis of traditional SoC accelerator SoC integration
 - Inefficient usage of CPU cache
 - Significant performance and power implications from data movement
 - High signalling latencies due to mailbox access and interrupt latencies

THE ARCHITECTURE FOR THE DIGITAL WORLD®	5	ARM °

Enhanced Accelerator SoC Integration

ARM MPCore: Accelerator Coherence Port (ACP)

- Simplified software and reduces cache flush overheads
- Accelerators gain access to CPU cache hierarchy, increasing system performance and reducing overall power
- Uses AMBA[®] 3 AXI[™] technology for compatibility with standard un-cached peripherals and accelerators



IPSEC Acceleration Using I/O Coherency



ACP - Access to Shared Caches

Example: CRC engine for TCP packet forwarding on 64 byte packet

- Using typical system latency, ignoring common processing overhead
- Assumed writes are fully buffered

Algorithm Stage	Approximate Cycle Counts			
Design style	Traditional shared memory with mailbox communication	ACP attached accelerator with synchronous event		
Packet received and processed by CPU	0	0		
Flush cache to make data visible to accelerator	20	0		
Accelerator notified of data availability	> 4 [write to mailbox GPIO]	1 [Send Event]		
Accelerator Reads data from cache line	Typical - 120 [read data from off-chip]	10 [read from L1/L2]		
Accelerator Write data (assuming buffered)	8	8		
Processor reads processes cache line	Typical - 120	12 [from L2]		
Total latency overhead	~272 cycles	~31 cycles		

ACP solution is appropriate for cycle-offload accelerators executing in 100's of cycles with cache resident workloads. For example in low latency situations required by audio echo cancelation

Summary

- ARM Cortex-A9 has now exposed the MPCore coherence technology to the wider SoC
 - Interface is known as "Accelerator Coherence Port (ACP)"
 - We're hearing about ~25% reduction in memory transactions due to reduction in cache flushing
- Software no longer needs to be concerned with cache flush, which can be particularly troublesome on a multicore

